IP VERIFICATION ENGINEER
Verification Lead/Manager – Above 9 years experience Senior Verification – 2 to 8 years Job Description Experience in developing TB & TB components for block level and full chip level verification Experience in creating Test plan, writing Test cases Proficient in System Verilog\Verilog Proficient in writing Assertions UVM / OVM / VMM based Methodology with […]