3+ years
Bangalore, Chennai, Hyderabad/Secunderabad
Posted 2 years ago

Job Description

  • Good understanding of Verilog, SV and UVM concept.
  • Hands on exp in writing UVM based testbench.
  • Good debugging skills.
  • Knowledge of AHB/AXI protocol.
  • Worked on Assertion based verification.
  • Should have knowledge of FIFO and command/response based verification
  • Knowledge of cryptography/random number generator and security concept is advantage.
  • Formal or jasper understanding.
  • Worked on Verdi tool for debugging.
  • Should have knowledge of Code and Functional coverage.
  • Must have exp in handling some project and team.
  • Knowledge of processor and silicon bringup.


AHB AXI jasper UVM Verilog

Job Features

Job Category

Quality Assurance and Testing



Functional Area



3+ years


Any degree

Apply Online

A valid email address is required.
A valid phone number is required.