Gen3 PCIe Hybrid Controller with SR-IOV and ARI Support

Overview

Highly Configurable
Technology Independent
System Validated

GPEX-HY is part of Mobiveil’s PCI-Express (GPEX) family of IP solutions which includes Endpoint (GPEX-EP), Root Complex (GPEX-RC), Switch port Controller (GPEX-SW), Switch (GPEX-SWITCH), GPEX-AXI Bridge (GPEX-AXI), GPEX-AHB Bridge (GPEX-AHB) and Advanced Switching (GPEX-AS) designs.

The controller’s simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. Mobiveil solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications. Mobivel solution provides highly scalable bandwidth through configurable lanes, widths and frequencies.

GPEX-HY leverages Mobiveil’s years of experience in PCI, PCI-X and HyperTransport technologies and the expertise in creating system validated IP solutions with RTL, synthesis, simulation, board and software elements to offer lowest risk in terms of compliance and inter operability.

Features

- Compliant to PCI Express base specification version 3.0, Oct 2011 Errata for 3.0 and backward compatible with PCI Express versions 2.0 and 1
- Supports SR-IOV and complaint to Single Root I/O Virtualization and Sharing Specification Revision 1.0
- Compliant to Address Translation Services Revision 1.0
- Supports configurable number of PFs and VFs for SR-IOV
- Architectured for high link utilization and low latency
- Efficient receive and transmit-retry buffering scheme
- Completely handles PCI-Express ordering rules
- Implements flow control logic in both directions
- Packet oriented user logic interface
- Supports PIPE3.0 Compliant PHYs
- Flexible lane ordering and support for lane reversal
Gen3 PCIe Hybrid Controller with SR-IOV and ARI Support

Specifications
Configurable Options
- Maximum Link Width (x1, x2, x4, x8, x16)
- Maximum TLP data payload size supported (128B to 4KB)
- Data Path Widths (32, 64, 128, 256)
- Transmit Retry/Receive Buffer size
- Number of Virtual Channels
- Upstream port / downstream port
- Inclusion of specific sublayers etc.
- ASPM L1 / Wake support, Auxiliary power support
- Hot plug support

Design Attributes
- Highly modular and configurable design
- Layered architecture
- Fully synchronous design
- Supports both sync and async reset
- Clearly demarked clock domains
- Software control for key features
- Multiple loop backs for debug

Product Package
- Configurable RTL Code
- HDL based test bench and behavioral models
- Test cases
- Protocol checkers, bus watchers and performance monitors
- Configurable synthesis shell

Documentation
- Design Guide
- Verification Guide
- Synthesis Guide

Mobiveil Inc. reserves the right to change this document without prior notice and disclaim all warranties. It is the recipient’s duty to confirm with Mobiveil Inc’s Engineering Department specifications before proceeding with a product design. This document is confidential and should not be reproduced without Mobiveil Inc’s approval.

Mobiveil, GRIO, GPEX and UNEX are trademarks of Mobiveil Inc.
Patents and Patents pending.
©2013 Mobiveil Inc. Milpitas, CA. All rights reserved.
May 2012 Version 1.0